- Solution becomes the most rapidly adopted signoff tool in Cadence history
- Production deployment across mature process nodes and advanced FinFET nodes
- Customers experience 5-10X faster signoff timing closure and significant PPA gains
Cadence Design Systems announced its customers have completed more than 200 tapeouts using the Tempus Timing Signoff Solution. Since its introduction in the fall of 2013, nearly 100 customers have rapidly deployed the solution on a wide range of production designs, from mixed-signal chips to high-speed processor cores to large 100M+-instance systems on chip (SoCs), across mature process nodes and advanced FinFET nodes. Customers have significantly benefited from the 5-10X faster signoff timing closure and significant power, performance and area (PPA) gains.
“The Tempus Timing Signoff Solution is the most rapidly adopted signoff tool in Cadence history, and our customers have reached production use in a wide variety of applications, including Internet of Things (IoT), communications, computing, integrated radio frequency (RF) and mixed-signal ICs,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. “Customers using the Tempus Timing Signoff Solution have observed significant productivity gains, achieving faster runtimes and reductions in ECO loops so they can get their designs to market faster.”
The Tempus Timing Signoff Solution is a silicon-accurate, color-aware timing signoff and signal integrity analysis tool that supports advanced-node design requirements for waveform propagation, Miller Effect, ultra-low power, and variation associated with multi-patterning technologies. For more information on the Tempus Timing Signoff Solution, please visit www.cadence.com/news/tempus.